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ABSTRACT
This paper presents an input structure for Charge Domain Networks. In most
Charge Domain Filters two inputs are required. Therefore two complementary
signal charge packets superposed on a time-invariant bias charge packet are
applied to the inputs. In the presented input structure, the charge packets are
realised by current integration, providing excellent linear charge-to*voltage
conversion for both surface channel and buried channel Charge Coupled Devices.
I. Introduction.
By way of its operation [1], every impulse response from one
input to one output in a Charge Domain Network possesses only
positive elements. However, most impulse responses to be
realised, possess elements of both signs. To overcome this
problem, one may imagine the overall impulse response to be
composed of an impulse response from one input to which the
original signal is applied and an impulse response from a
second input to which the inverted signal is applied. Two
complementary driven fill-and-spill inputs could be used, but
it is difficult to obtain two signal charge packets with
exactly the same size but opposite sign.
A slight asymmetry m the complementary signal charge packets
will lead to a shift of the zeros which characterize the
frequency response of the network.
shielding MOSTs and during one clock period, the current is
flowing into this well and integrated into a charge packet. See
fig. 2. The voltage-to-charge conversion is performed
implicitly by this structure. Especially for filter
applications, where signal processing is performed in the
charge domain, excellent linearity is required for the voltage-
to=charge conversion at the input for surface channel as well
as for buried channel CCDs. Therefore an improved version of
the circuit - see fig. 7 * with excellent linearity will be
discussed in secion IV.
The charge packet Qi(nT) can be considered as a superposition
of a time independent bias charge packet QD and a signal
dependent charge packet Qs(nT). The accumulated charge packetQ«|(nT) at time nT is given by
nT
Q^nT) Qb Qs(nT) /(nH)T I^t) dt (1)
with I-j (t) : the current flowing from M1 into the CCD;
T . sampling period.
The charge packet C^CnT), realised by integration of current
l2(t) supplied by M2 can, by virtue of the differential input
stage, be described by
Q2(nT) Qs(nT) (2)
In the next section we will derive an expression for the
frequency response of the current integrator.
II. Frequency Response of the Current Integrator.
fig. 1. Differential input current integrator for Charge Domain
Networks.
The input structure [2], shown in fig. 1, avoids this problem,
due to its differential structure. The sources of transistors
M1 and M2 are connected to a common current source. At the
drain of M1 and M2 two complementary signal currents occur,
superimposed on a DC current. Each current flows via a
shielding MOS transistor in the Charge Domain Network. Every
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fig. 2. Cross*-section of the input structure and one of the CCD
sections at various time instants. The channel
potential is depicted at the vertical axis.
clock period, a new potential well occurs at the drain of the
The Fourier transform of a time-continuous integrator of
current I<j(t) is given by
/F ( / I^t) dt ) Jw yjw) (3)
with I-| (joj) the Fourier transform of I-|(t).
By integrating the current over a period t~T instead of over t,
we obtain the following Fourier transform-
t-T
F ( J I^t) dt )
0
-j.T
Jw
I^jw) . m
Integration over a time period from t^T to t yields
t
FCQ^t)) - F( / I^t) dt)
t-T
1 e^1
Jw
I^jw). (5)
Subsequently the Fourier transform of Q-j(nT) can be found by
considering the Fourier transform of Q-|(t) sampled every
clock period T. Algebraically:
co 1 ~(jwT+2jirk)
FCQ^nT)) - Ik""-» ( jw 2jirk -I^JwfSiSi) (6)
Due to the sampling, aliasing occurs. Considering the O^*1
alias of the Fourier Transform of Q-j(nT), one can derive the
following expression from (6):
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Q°, <J_) sine -£ )(*§>
J( . )
e I^ju) (7)
with Q°i(jw) : 0th alias of the Fourier Transform ofQ^nT).
The attenuation, occuring at frequencies larger than the
Nyquist frequency, shows the anti-aliasing character of this
input structure.
III. Experimental Verification of the Frequency Response.
The integrated circuit, shown in fig. 3, is used to measure the
frequency response of the differential current integrator. The
circuit consists of the differential current integrator in
series with two programmable second order transversal filters
and two floating diffusion outputs. The circuit has been
realised in the buried channel P^CCIVtechnology [3] developed
at Elcoma Philips, the Netherlands.
CDF SPLIT1 INPUT STRUCTURE THTKENTE 86 04 17
REE
-2.3_i_i_RTT 10 _B
10 dB/
SUP 300 .. SPUN 6.0 HHi CENTER 3 00 HHi
1 k ii
fig. 3. Microphotograph of programmable Charge Domain Filter
with differential input current integrator.
Schematic representation of the circuits is shown in fig. H.
The programmability of the circuit allows it to be used as a
single delay line. In this mode the charge from two of the
three separate channels is drained via the accessory switches.
Now a short CCD delay line remains on which the performance of
the input circuits has been evaluated.
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fig. 5. Experimentally determined frequency response of the
differential input current integrator. Vert, scale: 10
dB/div. Hor. scale: 600 kHz/div. Clock frequency: 5
MHz.
The measured deviations can be explained, if
modulation by clock signals is presumed:
I,(t) - -d(t) gm ( 1 + A cos( uct
transconductance
)) (8)
with Ud(t) : differential input voltage;
gm : transconductance of M1 and M2j
A : modulus of the transconductance modulation;
i : transconductance modulation phase;
_- : clock frequency given by 2ir/T.
Suppose a differential sine wave input voltage equal to
U(]Cos(_). In that case I-|(t) contains three components:
I,(t) U_ [cos(_t) + c cos((_-_ )t-*) + - cos((_+_ )t+t)].2 c 2 c
(9)
Subsequently the current 1} (t) is integrated over a period T.
Depending on the frequency of the first term, this term will be
attenuated more or less according to (7). If approaches the
clock frequency
_q, the term with frequency in (9) will be
attenuated very strongly. However the component with frequency(ut-q) in (9) will pass the integrator almost unattenuated.
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fig. 4. Schematic representation of the integrated circuit.
The frequency response Q°i(j_) has been measured by means
of a network analyzer. See fig. 5.
The measured frequency response is in good agreement with the
theoretical prediction (7). Only in the vicinity of the clock
frequency snail deviations occur from (7). The response should
vanish for _-_- instead for
_>_r», as it does. Moreover
during the experiments, it is observed that these deviations
vary strongly with slight changes in the clock signals.
fig. 6. Comparison between measured frequency response (A),
theoretical frequency response with (B) and without (C)
correction for the transconductance modulation.
The term with frequency (_+<¦£) will be attenuated like the
first term. After the integration, I-| (t) is sampled
every clock period T. But now all terms, due to the aliasing,
'shift back' to the original frequency _. Especially the term
of I-|(t) near frequency 0 gives rise to the measured
deviations of the frequency response for frequency _. A
computer program has been written to fit A and », to correct
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the theoretical model to the measured data. In fig. 6 an
example of a measured frequency response and its corresponding
fit are shown. The modulus A, which has been found, is equal to
0.104 and the phase ? is equal to 0.98it. This large value of
the modulus A occurs because the current I is modulated. It is
therefore very important to keep ground as free from clock
signals as possible.
However, we should not worry too much about the
transconductance modulation by clock signals, since it does not
introduce extra distortion and the influence on the frequency
response is negligible for frequencies below the Nyquist
frequency.
IV. Distortion.
In CCDs in general, the main sources for non-linearities and
noise are the input and the output structure. The harmonic
distortion of the input depends strongly on the ratio n of the
amplitude of the signal charge, max(Qs) and the bias charge
raax( Q )
(10)
For the fill-and spill input in a surface channel CCD, Sèquin
and Mohsen [5] have found a total harmonic distortion (THD) of
app. 0.7 $ for n-0.5. In a buried channel CCD, the measured THD
for n-0.5 was measured to be approximately 2.5 Ï.
fig. 7. Improved differential input current integrator.
fig. 8. Microphotograph of the realised improved differential
input current integrator.
Using a first order MOS-model, the total harmonic distortion of
a differential pair is given by
THD -. .r
O _.¿ (11)
with THD : total harmonic distortion;
r : ratio between bias current through the
differential pair MOSTs and the bias current
injected into the CCD.
For the circuit shown in fig. 1, r equals 1. Thus a
signal charge packet equal to approximately 30 % of full scale,(n-0.3), leads to 1 % THD. If the current in the differential
pair is increased three times without increasing the bias
current in the CCD » r becomes equal to 3 - the THD is still 1Ï, but the signal charge will be equal to 90 % of full scale.
fig. 9. Measured and theoretical predicted total harmonic
distortion (THD) versus n, the ratio amplitude signal
charge to the magnitude of the bias charge. The signal
frequency is equal to 1 kHz.
This can be achieved by using the circuit shown in fig. 7.
This circuit has been realised in a P<_CD technology by
Elcoma Philips, the Netherlands, as shown in fig. 8. In fig. 9,
the measured distortion is compared with the theoretical
predictions (11). Excellent agreement is obtained and a
considerable increase in linearity is gained, using this
circuit.
V. Conclusion.
A differential input current integrator especially suited for
Charge Danain Networks, operating in the video frequency band,
is presented. It possesses an anti-aliasing frequency response,
suppressing the higher frequencies. Additionally no extra clock
pulse is required, in contrast with the fill--and-spill input.
The circuit has been realised and the measured frequency
response is in good agreement with the theoretical predictions.
Small deviations in the vicinity of the clock frequency can be
explained by transconductance modulation by clock signals.
Further improvement of the linearity is obtained by using the
circuit in fig. 7. Measurements show 1 % THD for signal charge
amplitudes up to 90 % of the bias charge. Currently this new
input structure is used in experimental HF Charge Domain
filters.
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